Test Structures for Benchmarking the Electrostatic Discharge (ESD) Robustness of CMOS Technologies
Published: |
August 5, 1999 |
Author: |
Alexander, Robert |
Abstract: |
This document defines a set of standard test structures with which to benchmark the electrostatic discharge (ESD) robustness of CMOS technologies. The test structures are intended to be used to evaluate the elements of an integrated circuit in the high current and voltage ranges characteristic of ESD events. Test structures are given for resistors, diodes, MOS devices, interconnects, silicon control rectifiers, and parasitic devices. The document explains the implementation strategy and the method of tabulating ESD robustness for various technologies.... |
|
|
|
|
|
|
You must be a Company Information:
- Aug 05, 1999 - The Effects of Ergonomic Stressors on Process Tool Maintenance and Utilization
- Aug 05, 1999 - Facility Fluids Metrics and Test Methods
- Aug 05, 1999 - Silicon Test Wafer Specification for 180 nm Technology
- Aug 05, 1999 - Overview of Quality and Reliability Issues in the National Technology Roadmap for Semiconductors
- Aug 05, 1999 - Guide for the Design of Semiconductor Equipment to Meet Voltage Sag Immunity Standards
- See all SMT / PCB technical articles from SEMATECH »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Test Structures for Benchmarking the Electrostatic Discharge (ESD) Robustness of CMOS Technologies article has been viewed 534 times
