Tau White Paper
Published: |
April 24, 2001 |
Author: |
Mentor Graphics |
Abstract: |
Board-level circuits today routinely run at speeds of 100 MHz or more and are composed of dozens of complex interacting VLSI components. To design such circuits in a timely and correct manner it is necessary to pay close attention to circuit timing early in the design cycle. At fast clock speeds, managing component and interconnect propagation delay becomes a key aspect of circuit design. It is imperative that the critical paths on a circuit and the slack available for interconnect delay consumption be identified early, and drive subsequent stages in the design flow.... |
You must be a registered user to talk back to us. |
Company Information:
More articles from Mentor Graphics »
- Apr 25, 2018 - Modeling And Optimizing Wire Harness Costs For Variation Complexity
- Feb 07, 2018 - Mixed Voltages And Aluminum Conductors: Assesing New Electrcal Technology
- Feb 01, 2018 - Electronic Does Not Equal Smart: Service Documentation and Brand Quality
- Jan 04, 2018 - IPC-1782 Standard for Traceability Supporting Counterfeit Components
- Apr 06, 2017 - Luceda Photonics Delivers a Silicon Photonics IC Solution in Tanner L-Edit.
- See all SMT / PCB technical articles from Mentor Graphics »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Tau White Paper article has been viewed 434 times