Reliability and Failure Mechanisms of Laminate Substrates in a Pb-free World
Published: |
April 30, 2009 |
Author: |
Kevin Knadle. |
Abstract: |
This presentation surveys the most significant via and via-related laminate failure mechanisms from past to present using data from current induced thermal cycling (CITC) testing, failure analysis, and other sources. The relative life and failure modes of thru vias, buried vias, and microvias (stacked vs. non-stacked) are compared, along with the affect of structure, materials, and peak temperatures on the above. The origin of via-induced laminate failures such as "eyebrow cracks" and Pb free related internal delamination is also explored.... |
You must be a registered user to talk back to us. |
Company Information:
More articles from i3 Electronics »
- Aug 14, 2014 - Advanced Organic Substrate Technologies To Enable Extreme Electronics Miniaturization.
- May 05, 2011 - Manufacturing Substrates with Embedded Passives
- Dec 22, 2010 - Nanofluids, Nanogels and Nanopastes for Electronic Packaging
- Oct 28, 2010 - Organic Optical Waveguide Fabrication in a Manufacturing Environment
- Aug 05, 2010 - PWB Manufacturing Variability Effects on High Speed SerDes Links: Statistical Insights from Thousands of 4-Port SParameter Measurements
- See all SMT / PCB technical articles from i3 Electronics »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Reliability and Failure Mechanisms of Laminate Substrates in a Pb-free World article has been viewed 697 times