A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis.
Published: |
April 3, 2014 |
Author: |
Nicolas Monnereau, Fabrice Caignet, David Trémouilles, Nicolas Nolhier, Marise Bafleur. |
Abstract: |
A system level modeling methodology is presented and validated on a simple case. It allows precise simulations of electrostatic discharge (ESD) stress propagation on a printed circuit board (PCB). The proposed model includes the integrated circuit (IC) ESD protection network, IC package, PCB lines, passives components, and externals elements. The impact of an external component on the ESD propagation paths into an IC is demonstrated. Resulting current and voltage waveforms are analyzed to highlight the interactions between all the elements of an operating PCB. A precise measurement technique was designed and used to compare with the simulation results. The model proposed in this paper is able to predict, with good accuracy, the propagation of currents and voltages into the whole system during ESD stress. It might be used to understand why failures occur and how to fix them with the most suitable solution.... |
You must be a registered user to talk back to us. |
Company Information:
More articles from Institute of Electrical and Electronics Engineers (IEEE) »
- Jun 27, 2022 - A Review and Analysis of Automatic Optical Inspection and Quality Monitoring Methods in Electronics Industry
- Aug 22, 2018 - Board-Level Thermal Cycling and Drop-Test Reliability of Large, Ultrathin Glass BGA Packages for Smart Mobile Applications
- May 29, 2014 - Microspring Characterization and Flip-Chip Assembly Reliability
- See all SMT / PCB technical articles from Institute of Electrical and Electronics Engineers (IEEE) »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
A System Level Electrostatic Discharge Protection Modeling Methodology for Time Domain Analysis. article has been viewed 662 times