Reliability Testing For Microvias In Printed Wire Boards
Published: |
January 21, 2021 |
Author: |
Bill Birch |
Abstract: |
Traditional single level microvia structures are generally considered the most robust type of interconnection within a printed wire board (PWB) substrate. The rapid implementation of HDI technology now commonly requires between 2, 3 or 4 levels of microvias sequentially processed into the product. Recent OEM funded reliability testing has confirmed that by increasing the levels (stack height) these structures are proving less reliable, when compared to their single or double level counterparts. Recently false positive results have been recorded on products tested with traditional thermal shock testing methodology (cycling between -40°C and 125°C, or 145°C). A number of companies are incurring product failures resulting in increased costs associated with replacing the circuit boards, components and added labour.... |
You must be a registered user to talk back to us. |
Company Information:
More articles from PWB Interconnect Solutions Inc. »
- Jul 27, 2021 - Dielectric Material Damage Vs. Conductive Anodic Filament Formation
- Apr 26, 2012 - Design and Construction Affects on PWB Reliability
- See all SMT / PCB technical articles from PWB Interconnect Solutions Inc. »
More SMT / PCB assembly technical articles »
- Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
- Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
- Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
- Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
- Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
- Browse Technical Library »
Reliability Testing For Microvias In Printed Wire Boards article has been viewed 415 times