MOS Scaling: Transistor Challenges for the 21st Century

Published:

May 7, 1999

Author:

Scott Thompson, Paul Packan, Mark Bohr

Abstract:

To enable transistor scaling into the 21st century, new solutions such as high dielectric constaConventional scaling of gate oxide thickness, source/drain extension (SDE), junction depths, and gate lengths have enabled MOS gate dimensions to be reduced from 10mm in the 1970’s to a present day size of 0.1mm. To enable transistor scaling into the 21st century, new solutions such as high dielectric constant materials for gate insulation and shallow, ultra low resistivity junctions need to be developed. In this paper, for the first time, key scaling limits are quantified for MOS transistorsnt materials for gate insulation and shallow, ultra low resistivity junctions need to be developed....

  • Download MOS Scaling: Transistor Challenges for the 21st Century  article
  • To read this article you need to have Adobe PDF installed

You must be a registered user to talk back to us.

 

Company Information:

Intel designs and builds the essential technologies that serve as the foundation for the world's computing devices.

Santa Clara, California, USA

Manufacturer

  • Phone (408) 765-8080

See Company Website »

Company Postings:

(32) technical library articles

(5) news releases

  • Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
  • Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
  • Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
  • Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
  • Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
  • Browse Technical Library »

MOS Scaling: Transistor Challenges for the 21st Century article has been viewed 484 times

Manufacturing Software

Flux-Free Reflow Soldering