Parasitic Extraction for Deep Submicron and Ultra-deep Submicron Designs

Published:

August 9, 1999

Author:

Cadence Design Systems, Inc.

Abstract:

Shrinking process technologies and increasing design sizes continually challenge design methodologies and EDA tools to develop at an ever-increasing rate. Before the complexities of deep submicron (DSM), gate and transistor delays dominated interconnect delays, and enabled simplified design methodologies that could focus on device analysis. The advent of DSM processes is changing all of this, invalidating assumptions and approximations that existing design methodologies are based upon, and forcing design teams to re-tool. High-capacity parasitic extraction tools are now critical for successful design tape-outs....

  • Download Parasitic Extraction for Deep Submicron and Ultra-deep Submicron Designs  article
  • To read this article you need to have Adobe PDF installed

You must be a registered user to talk back to us.

 

Company Information:

World's leading EDA company.

San Jose, California, USA

Consultant / Service Provider

  • Phone 408.943.1234
  • Fax 408.428.5001

See Company Website »

Company Postings:

(5) technical library articles

(1) news release

  • Apr 11, 2022 - iNEMI Webinar 07.07.2021 - PCB Cleaning | ZESTRON Americas
  • Jan 28, 2022 - Open Radio Unit White Box 5G | Whizz Systems
  • Nov 10, 2021 - Understanding the Cleaning Process for Automatic Stencil Printers | ITW EAE
  • Oct 20, 2021 - PCB Surface Finishes & The Cleaning Process - A Compatibility Study | ZESTRON Americas
  • Oct 06, 2021 - Cleaning Before Conformal Coating | ZESTRON Americas
  • Browse Technical Library »

Parasitic Extraction for Deep Submicron and Ultra-deep Submicron Designs article has been viewed 567 times

IPC Certification Training Schedule

Inline Cleaning Machine Hydro-clean Array