SMT, PCB Electronics Industry News
  • SMTnet
  • »
  • Industry News
  • »
  • International Wafer-Level Packaging Conference (IWLPC) Keynote Presenters Announced

International Wafer-Level Packaging Conference (IWLPC) Keynote Presenters Announced

Jun 19, 2016

The SMTA and Chip Scale Review magazine are pleased to announce the Keynote Presenters for the 13th Annual International Wafer-Level Packaging Conference. The IWLPC will be held October 18-20, 2016 at the DoubleTree Airport Hotel in San Jose, California.

Klaus-Dieter Lang, Ph.D., Fraunhofer IZM is scheduled to give the keynote presentation on the first day of the conference on “Advanced Technology Platforms for Next Generation of Smart Systems.” The trend to establish smart electronic systems in an increasing number of application fields (e.g., Internet of Things) is enormous. But because of huge product variation, the main precondition to manufacture such systems is complex design tools, standardized leading edge processes, and system oriented test procedures. The allocation of innovative technology platforms (e.g., advanced assembly and packaging) and extended test principles (e.g., technology and functionality) are needed to achieve high yields and reasonable costs. Presentation topics include application conditions, integration technologies and reliability aspects for smart electronic systems. Examples from wearables, communication and production illustrate the advantage of their use.

Prof. Lang studied Electrical Engineering and received his M.S. Equivalent Diploma (Metallization Layers on GaAs). In 1985, he received his Ph.D. and in 1989 he received his Doctor of Technical Science. In 1993, he became Section Manager for Chip Interconnections at Fraunhofer IZM and from 2003 he headed the Department "Photonic and Power System Assembly.” Since 2011, he has been the Director of the Fraunhofer IZM and responsible for the chair "Nano Interconnect Technologies" at the Technical University Berlin.

Rao R. Tummala, Georgia Institute of Technology, Ph.D., will deliver the keynote on the second day, entitled "Promise and Future of Embedding and Fan-Out Technologies.” All packaging technologies can be classified into two types. Wafer-level packaging (WLP) is one approach with ICs built directly into packages in the wafer fab by simply redistributing the BEOL I/Os and placing bumps. This is the best package electrically, but it is limited to small ICs and to small packages—typically below 5mm. As such, it is limited in external I/Os to connect to the board, typically at 400 microns and above in pitch.

To eliminate the I/O limitation issue, fan-out technology was initially developed in the 1980s and more recently further developed into production by Infineon. But this technology is not a wafer-level packaging, as described above; it is not a continuum of transistors to bumps. It did, however, address the I/O limitation. It is primarily an embedded packaging technology called, eWLP, that allowed fan-out of I/Os, in contrast to WLP, but also enabled embedding to reduce package thickness. This presentation will describe the promise and future of embedding and fan-out technologies.

Prof. Rao Tummala is a Distinguished and Endowed Professor Chair at Georgia Tech. He is well known as an industrial technologist, technology pioneer, and educator. He is the father of LTCC and System-on-Package Technologies.Visit www.iwlpc.com for more information.

May 27, 2022 -

Symposium on Counterfeit Parts and Materials Program Finalized

May 18, 2022 -

SMTA Capital Chapter Expo - Advanced Manufacturing on Supply Chain Solutions

May 05, 2022 -

SMTA Announces Technical Program for International Conference for Electronics Hardware Enabling Technologies (ICEHET)

Apr 13, 2022 -

SMTA Capital Chapter's Expo and Tech Forum to be Held on May 24th

Apr 13, 2022 -

Upcoming SMT Processes Certification Dates in North America

Feb 25, 2022 -

SMT Processes Certification, Harsh Environments Conference Coming to Amsterdam

Feb 16, 2022 -

Seeking Student Applications for 2022 Stromberg Scholarship

Feb 10, 2022 -

2022 Charles Hutchins Grant Now Open for Applications

Jan 10, 2022 -

Dr. Vahid Akhavan, NovaCentrix, to Present at SMTA Capital Chapter Meeting on January 20th

Dec 21, 2021 -

Wafer-Level Packaging Symposium (WLPS) Program Announced and Registration Now Open

685 more news from Surface Mount Technology Association (SMTA) »

Jul 06, 2022 -

Offline PCBA Cleaning Machine HJS-7100,rosin flux, non-clean flux,water-soluble flux cleaning machine

Jul 05, 2022 -

Semiconductor Spray Cleaning Machine HJS-9700,Semiconductor Wafer Cleaning Machine HJS-9700

Jul 04, 2022 -

Pneumatic Stencil Cleaner HJS-9000II,dual chamber stencil cleaning machine

Jul 03, 2022 -

Electric Stencil Cleaner HJS-9500, SMT Electric Stencil Cleaner HJS-9500

Jul 01, 2022 -

Screen Cleaning Machine HJS-4600, SMT Screen Cleaning Machine HJS-4600

Jun 30, 2022 -

Electric Fixture Cleaning Machine HJS-6700, SMT pallet cleaning machine, soldering pallet cleaning machine

Jun 29, 2022 -

Waste Water Treatment Machine RWT-1000, SMT Waste Water Treatment Machine RWT-1000

Jun 28, 2022 -

Gen3's Dr Chris Hunt, CTO submits an insightful paper to the journal of Surface Mount Technology

Jun 28, 2022 -

Squeegee Cleaning Machine HJS-3700,SMT Squeegee Cleaning Machine HJS-3700

Jun 27, 2022 -

Solderstar Celebrates 20 Years of Innovation

See electronics manufacturing industry news »

International Wafer-Level Packaging Conference (IWLPC) Keynote Presenters Announced news release has been viewed 488 times

  • SMTnet
  • »
  • Industry News
  • »
  • International Wafer-Level Packaging Conference (IWLPC) Keynote Presenters Announced
IPC Certification Training Schedule IPC Questions and answers

Reflow Oven